

SPC560P50, SPC560P44 Errata sheet

SPC560P50/SPC560P44 device errata JTAG_ID = 0x5AE2_1041

Introduction

This errata sheet describes all the functional and electrical problems known in the revision 3.4 of the SPC560P50, SPC560P44 devices, identified with the JTAG_ID = 0x5AE2_1041.

All the topics covered in this document refer to *RM0022* rev. 3 and *SPC560P44L3*, *SPC560P44L5*, *SPC560P50L3*, *SPC560P50L5* datasheet rev. 6 (see *B.1: Reference documents* in *Appendix B*).

Device identification:

■ JTAG_ID = 0x5AE2_1041

■ MIDR1 register

MAJOR_MASK[3:0]: 4'b0001MINOR_MASK[3:0]: 4'b0101

Package device marking mask identifier: BD

Die mask ID: FP50B

This errata sheet applies to SPC560P50, SPC560P44 devices listed in Table 1.

Table 1. Device summary

Part number	Package
SPC560P44L3	LQFP100
SPC560P44L5	LQFP144
SPC560P50L3	LQFP100
SPC560P50L5	LQFP144

Contents

1	Func	tional problems
	1.1	ERR000575: DSPI: Changing CTARs between frames in continuous PCS mode causes error
	1.2	ERR000817: JTAGC: EVTI and RDY require TCK to toggle 6
	1.3	ERR001082: DSPI: set up enough ASC time when MTFE=1 and CPHA=1 6
	1.4	ERR001103: DSPI: PCS continuous selection format limitation 7
	1.5	ERR001388: FlexRay: Incomplete transmission of message frame in key slot
	1.6	ERR002161: NPC: Automatic clock gating does not work for MCKO_DIV = 8
	1.7	ERR002302: FlexRay: Message buffer can not be disabled and not locked after CHI command FREEZE
	1.8	ERR002360: FlexCAN: Global masks misalignment 8
	1.9	ERR002421: FLEXRAY : Message buffer can not be disabled in POC state
		INTEGRATION_LISTEN 9
	1.10	ERR002423: FlexRay: Transmission in a slot n of Channel A in dynamic segment may be corrupted or duplicated on both the channels 10
	1.11	ERR002656: FlexCAN: Abort request blocks the CODE field 10
	1.12	ERR002685: FlexCAN: Module disable mode functionality not described correctly
	1.13	ERR002813: MC_RGM: Reset source flag not set correctly after previous . clear 11
	1.14	ERR002883: FMPLL: FMPLL_CR[UNLOCK_ONCE] wrongly set
	1.15	ERR002894: ADC: Minimum sampling time for ADC at 32MHz11
	1.16	ERR002897: ADC: Offset cancellation not required
	1.17	ERR002958: MC_RGM: Clearing a flag at RGM_DES or RGM_FES register may be prevented by a reset
	1.18	ERR002963: CMU XOSC Monitoring cannot be guaranteed when
		RCDIV > 0 and FOSC is less than 1.5 * Frc/2 ^{RCDIV}
	1.19	ERR002964: Register protection on full CMU_CSR
	1.20	ERR002966: Serial boot and censorship: Flash read access 13
	1.21	ERR002971: ADC ABORT bit (single conversion)
	1.22	ERR002972: ADC: Last conversion in chain not aborted

1.23	ERR002973: ADC ABORT CHAIN bit
1.24	ERR002977: MC_RGM: Long reset sequence occurs on 'Short Functional' reset event
1.25	ERR002981: FMPLL: Do not poll flag FMPLL_CR[PLL_FAIL] 14
1.26	ERR002982: MCM: MRSR does not report power on reset event 14
1.27	ERR002997: ADC: Injected conversion not executed during scan mode. 14
1.28	ERR002999: MC_CGM and MC_PCU: A data storage exception is not generated on an access to MC_CGM or MC_PCU when the respective peripheral is disabled at MC_ME
1.29	ERR003001: MC_ME: ME_PSx registers may show '1' in a reserved bit field
1.30	ERR003010: ADC: conversion chain failing after ABORT chain 15
1.31	ERR003021: LINFlex: Unexpected LIN timeout in slave mode 16
1.32	ERR003022: SWT: Watchdog is disabled during BAM execution 16
1.33	ERR003028: LINFlex: BDRL/BDRM cannot be accessed as byte or half -word
1.34	ERR003049: MC_RGM: External reset not asserted if short reset enabled
1.35	ERR003060: MC_RGM: SAFE mode exit may be possible even though condition causing the SAFE mode request has not been cleared 17
1.36	ERR003069: ADC: ADC_DMAE[DCLR] set to 1 clears the DMA request incorrectly
1.37	ERR003094: MC_ME: Peripherals in unknown state after SAFE mode exit
1.38	ERR003110: Debugging functionality could be lost when unsecuring a secured device
1.39	ERR003114: Flash: Erroneous update of the ADR register in case of multiple ECC errors
1.40	ERR003164: FCU: Timeout feature does not work correctly
1.41	ERR003165: BAM: Code download via FlexCAN not functioning in a CAN network
1.42	ERR003219: MC_CGM: System clock may stop for case when target clock source stops during clock switching transition
1.43	ERR003248: ADC: Abort request during last sampling cycle corrupts the data register of next channel conversion
1.44	ERR003256: eTimer: Configuring an eTimer counter channel in GATED-COUNT mode or in SIGNED-COUNT mode may cause a possible incorrect counting of 1 tick. 20



1.45	first low and then high in the same cycle the output signals are low. 21	\$
1.46	ERR003258: eTimer: Possible false DMA requests	21
1.47	ERR003269: MC_ME: Peripheral clocks may get incorrectly disabled or enabled after entering debug mode	21
1.48	ERR003310: FlexPWM: PWM signals are improperly synced when using master sync	22
1.49	ERR003324: FIRC -FIRC_CTL[TRIM] does not display correct trim value after reset	
1.50	ERR003335: FlexPWM: Incorrect PWM operation when mixing DMA and non-DMA controlled channels	
1.51	ERR003407: FlexCAN: CAN transmitter stall in case of no Remote Frame response to Tx packet with RTR = 1	
1.52	ERR003442: CMU monitor: FXOSC/FIRC and FMPLL/FIRC relation	23
1.53	ERR003511: FlexPWM : Incorrect PWM operation when IPOL is set	24
1.54	ERR003579: Nexus pins may drive an unknown value immediately after power up but before the 1st clock edge	24
1.55	ERR003583: MC_RGM: A non-monotonic ramp on the VDD_HV_REG supply can cause the RGM module to clear all flags in the DES register.	24
1.56	ERR003584: MC_ME: Possibility of machine check on low-power mode ex	
Appendix A D	efects across silicon version	27
Appendix B A	dditional information	32
B.1	Reference documents	32
B.2	Acronyms	32
Revision histor	у	34

List of tables

Table 1.	Device summary	. 1
Table 2.	Defects across silicon version	27
Table 3.	Acronyms	32
Table 4.	Document revision history	34



1 Functional problems

1.1 ERR000575: DSPI: Changing CTARs between frames in continuous PCS mode causes error

Description:

Erroneous data could be transmitted if multiple clock and transfer attribute registers (CTAR) are used while using the Continuous Peripheral Chip Select mode (DSPIx PUSHR[CONT=1]). The conditions that can generate an error are:

- If DSPIx_CTARn[CPHA] = 1 and DSPIx_MCR[CONT_SCKE = 0] and DSPIx_CTARn[CPOL, CPHA, PCSSCK or PBR] change between frames.
- 2. If DSPIx_CTARn[CPHA] = 0 or DSPIx_MCR[CONT_SCKE = 1] and any bit field of DSPIx_CTARn changes between frames except DSPIx_CTARn[PBR].

Workaround:

When generating DSPI bit frames in continuous PCS mode, adhere to the aforementioned conditions when changing DSPIx_CTARn bit fields between frames.

1.2 ERR000817: JTAGC: EVTI and RDY require TCK to toggle

Description:

The Nexus/JTAG read/write access control/status register (RWCS) write (to begin a read access) or the write to the read/write access data register (RWD)(to begin a write access) does not actually begin its action until 1 JTAG clock (TCK) after leaving the JTAG Update-DR state. This prevents the access from being performed and therefore do not signal its completion via the READY (RDY) output unless the JTAG controller receives an additional TCK. In addition, EVTI is not latched into the device unless there are clock transitions on TCK.

Workaround:

The tool/debugger must provide at least one TCK clock for the EVTI signal to be recognized by the MCU. When using the RDY signal to indicate the end of a Nexus read/write access, ensure that TCK continues to run for at least 1 TCK after leaving the Update-DR state. This can be just a TCK with TMS low while in the Run-Test/Idle state or by continuing with the next Nexus/JTAG command. Expect the affect of EVTI and RDY to be delayed by edges of TCK.

Note: RDY is not available in all packages of all devices.

1.3 ERR001082: DSPI: set up enough ASC time when MTFE=1 and CPHA=1

Description:

When the DSPI is being used in the modified transfer format mode (DSPI_MCR[MTFE]=1) with the clock phase set for data changing on the leading edge of the clock and captured on the following edge in the DSPI clock and transfer attributes register (DSPI_CTARn[CPHA]=1), if the After SCK delay scaler (ASC) time is set to less than 1/2

SCK clock period the DSPI may not complete the transaction, the TCF flag is not set, serial data is not received, and last transmitted bit can be truncated.

Workaround:

If the modified transfer format mode is required DSPI_MCR[MTFE]=1 with the clock phase set for serial data changing on the leading edge of the clock and captured on the following edge in the SCK clock (Transfer Attributes Register (DSPI_CTARn[CPHA]=1) make sure that the ASC time is set to be longer than half SCK clock period.

1.4 ERR001103: DSPI: PCS continuous selection format limitation

Description:

When the DSPI module has more than one entry in the TX FIFO and only one entry is written and that entry has the CONT bit set, and continuous SCK clock selected the PCS levels may change between transfer complete and write of the next data to the DSPI_PUSHR register.

For example, if the CONT bit is set with the first PUSHR write, the PCS de-asserts after the transfer because the configuration data for the next frame has already been fetched from the next (empty) fifo entry. This behavior continues till the buffer is filled once and all CONT bits are one.

Workaround:

To insure PCS stability during data transmission in continious selection format and continious SCK clock enabled make sure that the data with reset CONT bit is written to DSPI_PUSHR register before previous data sub-frame (with CONT bit set) transfer is over.

1.5 ERR001388: FlexRay: Incomplete transmission of message frame in key slot

Description:

The FlexRay module transmits an incomplete message in the key slot under the following circumstances:

- The transmit message buffer n assigned to the key slot is located in the message buffer segment 2, that is, FR_MBSSUTR[MB_LAST_SEG1] < n
- 2. The data size of the message buffer segment 1 is smaller than the static payload length, that is, FR_MBDSR[MBSEG1DS] < PCR19[payload_length_static].

In this case, the FlexRay module transmits only FR_MBDSR[MBSEG1DS] payload words from message buffer n. The remaining words are padded with 0's.

Workaround:

The transmit message buffer assigned to key slot must be located in message buffer segment 1.

1.6 ERR002161: NPC: Automatic clock gating does not work for MCKO DIV = 8

Description:

If the Nexus clock divider (NPC_PCR[MCKO_DIV]) in the Nexus port controller port configuration register is set to 8 and the Nexus clock gating control (NPC_PCR[MCKO_GT]) is enabled, the nexus clock (MCKO) is disabled prior to the completion of transmission of the Nexus message data.

Workaround:

Do not enable the automatic clock gating mode when the Nexus clock divider is set to 8. If Nexus clock gating is required, use a divide value of 1, 2 or 4 (set NPC_PCR[MCKO_GT]=0b1 and NPC_PCR[MCKO_DIV]=0b000, 0b001, or 0b011). However, MCKO must be kept below the maximum Nexus clock rate as defined in the device data sheet. If divide by 8-clock divider is required, then do not enable clock gating (set NPC_PCR[MCKO_GT]=0b0 and NPC_PCR[MCKO_DIV]=0b111).

1.7 ERR002302: FlexRay: Message buffer can not be disabled and not locked after CHI command FREEZE

Description:

If a complete message was transmitted from a transmit message buffer or received into a message buffer and the controller host interface (CHI) command FREEZE is issued by the application before the end of the current slot, then this message buffer can not be disabled and locked until the module has entered the protocol state normal active.

Consequently, this message buffer can not be disabled and locked by the application in the protocol config state, which prevents the application from clearing the commit bit CMT and the module from clearing the status bits.

The configuration bits in the message buffer configuration, control, status registers (MBCCSRn) and the message buffer configuration registers MBCCFRn, MBFIDRn, and MBIDXRn are not affected. At most one message buffer per channel is affected.

Workaround:

There are two types of workaround.

- 1. The application should not send the CHI command FREEZE and use the CHI command HALT instead.
- 2. Before sending the CHI command FREEZE the application should repeatedly try to disable all message buffers until all message buffers are disabled. This maximum duration of this task is three static or three dynamic slots.

1.8 ERR002360: FlexCAN: Global masks misalignment

Description:

Convention: MSB = 0.

During CAN messages reception by FlexCAN, the RXGMASK (Rx Global Mask) is used as acceptance mask for most of the Rx message buffers (MB). When the FIFO Enable bit in

the FlexCAN module configuration register (CANx_MCR[FEN], bit 2) is set, the RXGMASK also applies to most of the elements of the ID filter table. However there is a misalignment between the position of the ID field in the Rx MB and in RXIDA, RXIDB and RXIDC fields of the ID Tables. In fact RXIDA filter in the ID Tables is shifted one bit to the left from Rx MBs ID position as shown below:

- Rx MB ID = bits 3-31 of ID word corresponding to message ID bits 0-28
- RXIDA = bits 2–30 of ID Table corresponding to message ID bits 0–28

Note that the mask bits one-to-one correspondence occurs with the filters bits, not with the incoming message ID bits. This leads the RXGMASK to affect Rx MB and Rx FIFO filtering in different ways.

For example, if the user intends to mask out the bit 24 of the ID filter of message buffers then the RXGMASK is configured as 0xffff_ffef. As result, bit 24 of the ID field of the incoming message is ignored during filtering process for message buffers. This very same configuration of RXGMASK would lead bit 24 of RXIDA to be "don't care" and thus bit 25 of the ID field of the incoming message would be ignored during filtering process for Rx FIFO.

Similarly, both RXIDB and RXIDC filters have multiple misalignments with regards to position of ID field in Rx MBs, which can lead to erroneous masking during filtering process for either Rx FIFO or MBs.

RX14MASK (Rx 14 Mask) and RX15MASK (Rx 15 Mask) have the same structure as the RXGMASK. This includes the misalignment problem between the position of the ID field in the Rx MBs and in RXIDA, RXIDB and RXIDC fields of the ID Tables.

Workaround:

Therefore it is recommended that one of the following actions be taken to avoid problems:

- Do not enable the RxFIFO. If CANx_MCR[FEN] = 0 then the Rx FIFO is disabled and thus the masks RXGMASK, RX14MASK and RX15MASK do not affect it.
- Enable Rx individual mask registers. If the backwards compatibility configuration bit in the FlexCAN module configuration register (CANx_MCR[BCC], bit 15) is set then the Rx individual mask registers (RXIMR[0:63]) are enabled and thus the masks RXGMASK, RX14MASK and RX15MASK are not used.
- Do not use masks RXGMASK, RX14MASK and RX15MASK (that is, let them in reset value which is 0xffff_ffff) when CANx_MCR[FEN] =1 and CANx_MCR[BCC] = 0. In this case, filtering processes for both Rx MBs and Rx FIFO are not affected by those masks.
- Do not configure any MB as Rx (that is, let all MBs as either Tx or inactive) when CANx_MCR[FEN] = 1 and CANx_MCR[BCC] = 0. In this case, the masks RXGMASK, RX14MASK and RX15MASK can be used to affect ID tables without affecting filtering process for Rx MBs.

1.9 ERR002421: FLEXRAY : Message buffer can not be disabled in POC state INTEGRATION LISTEN

Description:

If the communication controller is started as a non-coldstart node and configured and enabled message buffers in the POS config state for slot 1, then the message buffer can not be disabled in the INTEGRATION_LISTEN state, which is entered when no communication can be established.

Workaround:

A Software work-around is available, which is as follows: Run a freeze command just before running the message buffer disable for slot 1. This should enable the message buffer disable during the Listen States.

1.10 ERR002423: FlexRay: Transmission in a slot n of Channel A in dynamic segment may be corrupted or duplicated on both the channels

Description:

If a transmit message buffer is assigned to a slot n in the dynamic segment and assigned to both channels A and B and if the slot ID n in the dynamic segment does not coincide for both channels, the FlexRay module transmits the message frame on both channels A and B, or may transmit a corrupted frame on channel A.

Workaround:

Assign message buffers in the dynamic segment to one channel only.

Note: The FlexRay specification (revision 2.1a) states that in the dynamic segment, transmit buffers should only be assigned channel A or channel B, and not to both.

1.11 ERR002656: FlexCAN: Abort request blocks the CODE field

Description:

An Abort request to a transmit message buffer (TxMB) can block any write operation into its CODE field. Therefore, the TxMB cannot be aborted or deactivated until it completes a valid transmission (by winning the CAN bus arbitration and transmitting the contents of the TxMB).

Workaround:

Instead of aborting the transmission, use deactivation instead.

Note that there is a chance the deactivated TxMB can be transmitted without setting IFLAG and updating the CODE field if it is deactivated.

1.12 ERR002685: FlexCAN: Module disable mode functionality not described correctly

Description:

Module disable mode functionality is described as the FlexCAN block is directly responsible for shutting down the clocks for both CAN protocol interface (CPI) and message buffer management (MBM) sub-modules. In fact, FlexCAN requests this action to an external logic.

Workaround:

In FlexCAN documentation chapter:

Section "Modes of Operation", bullet "Module Disable Mode": Where is written: "This low power mode is entered when the MDIS bit in the MCR Register is asserted. When disabled, the module shuts down the clocks to the CAN Protocol Interface and Message Buffer Management sub-modules."

The correct description is: "This low power mode is entered when the MDIS bit in the MCR Register is asserted by the CPU. When disabled, the module requests to disable the clocks to the CAN Protocol Interface and Message Buffer Management sub-modules."

Section "Modes of Operation Details", Sub-section "Module Disable Mode": Where is written: "This low power mode is entered when the MDIS bit in the MCR Register is asserted. If the module is disabled during Freeze Mode, it shuts down the clocks to the CPI and MBM sub-modules, sets the LPM_ACK bit and negates the FRZ_ACK bit."

The correct description is: "This low power mode is entered when the MDIS bit in the MCR Register is asserted. If the module is disabled during Freeze Mode, it requests to disable the clocks to the CAN Protocol Interface (CPI) and Message Buffer Management (MBM) submodules, sets the LPM_ACK bit and negates the FRZ_ACK bit."

1.13 ERR002813: MC_RGM: Reset source flag not set correctly after previous clear

Description:

Bits in the RGM_FES and RGM_DES registers may not show the correct status if a reset event occurs after its corresponding flag has previously been cleared. This error occurs only if no other MC_RGM register access has taken place after clearing the status flag and before the reset event.

Workaround:

Perform a MC_RGM register access (e.g. a 'dummy' read) directly after each write access of the RGM_FES and RGM_DES registers.

1.14 ERR002883: FMPLL: FMPLL_CR[UNLOCK_ONCE] wrongly set

Description:

If the FMPLL is locked and a functional reset occurs, FMPLL_CR[UNLOCK_ONCE] is automatically set even when the FMPLL has not lost lock.

Workaround:

Do not use the FMPLL_CR[UNLOCK_ONCE] when a functional reset occurs.

1.15 ERR002894: ADC: Minimum sampling time for ADC at 32MHz

Description:

When ADC is running at 32 MHz the minimum sampling time of 135ns specified is not met.

Workaround:

At 32 MHZ the minimum sampling time must be at least 180 ns.

1.16 ERR002897: ADC: Offset cancellation not required

Description:

The offset cancellation mechanism does not improve the ADC performance as the intrinsic ADC precision is better than the offset cancellation resolution.

Workaround:

Do not use the offset cancellation feature as it does not improve ADC precision.

1.17 ERR002958: MC_RGM: Clearing a flag at RGM_DES or RGM_FES register may be prevented by a reset

Description:

Clearing a flag at RGM_DES and RGM_FES registers requires two clock cycles because of a synchronization mechanism. As a consequence if a reset occurs while clearing is on-going the reset may interrupt the clearing mechanism leaving the flag set.

Note that this failed clearing has no impact on further flag clearing requests.

Workaround:

No workaround for all reset sources except SW reset.

Note that in case the application requests a SW reset immediately after clearing a flag in RGM_xES the same issue may occur. To avoid this effect the application must ensure that flag clearing has completed by reading the RGM_xES register before the SW reset is requested.

1.18 ERR002963: CMU XOSC Monitoring cannot be guaranteed when RCDIV > 0 and FOSC is less than 1.5 * Frc/2^{RCDIV}

Description:

A false OLRI (Oscillator frequency less than RC frequency) event may be generated when FOSC is less than 1.5 * (FRC / 2^{RCDIV}) and RCDIV > 0, and not FRC / 2^{RCDIV} as described in *RM0022* (see *B.1: Reference documents* in *Appendix B*). Correct crystal clock monitoring is guaranteed when FOSC is strictly above 1.5 * (FRC / 2^{RCDIV}).

Workaround:

There are 2 workarounds available:

- Keep RCDIV = 0
- When RCDIV > 0, ensure FOSC is greater than FRC / 2^(RCDIV 1) to avoid false OLRI (CMU external oscillator failure) event.

1.19 ERR002964: Register protection on full CMU_CSR

Description:

The register protection on CMU_CSR of CMU0 works only on the full 32 bit, while it should protect only the bits 24–31. As a consequence, when register protection is active on

CMU_CSR the frequency meter cannot be used anymore. This issue is also present on CMU1.

Workaround:

In order to perform a frequency meter operation, the register protection of the relevant CMU must be disabled first; this workaround would work only when soft lock is active.

1.20 ERR002966: Serial boot and censorship: Flash read access

Description:

In a secured device, starting with a serial boot, it is possible to read the content of the four Flash locations where the RCHW is stored. For example if the RCHW is stored at address 0x000000000, the reads at address 0x000000000, 0x000000004, 0x000000008 and 0x0000000C returns a correct value. Any other Flash address is not readable.

Workaround:

No workaround

1.21 ERR002971: ADC ABORT bit (single conversion)

Description:

If user starts one single ADC conversion and, immediately afterwards starts a chain of conversions, when he tries to abort one of these conversions, the ABORT command suspends the execution of all conversions instead of a single one.

Workaround:

There are 2 workarounds available:

- At least two conversions has to be programmed.
- A dummy conversion must be started before or after a single conversion.

1.22 ERR002972: ADC: Last conversion in chain not aborted

Description:

If the user aborts the last ADC conversion of a chain of conversions, this conversion appears to be aborted, but the relevant data register is anyway updated with the conversion data

Workaround:

No workaround

1.23 ERR002973: ADC ABORT CHAIN bit

Description:

If user aborts a chain of ADC conversions, the current conversion appears as aborted but the relative data register is however updated.

Workaround:

No workaround

1.24 ERR002977: MC_RGM: Long reset sequence occurs on 'Short Functional' reset event

Description:

If a 'functional' reset source is configured to initiate a short reset sequence via setting of the appropriate RGM_FESS bit and also configured to assert the external reset pad via setting of the appropriate RGM_FBRE bit, its assertion does not initiate a short reset starting with PHASE3 but rather a long reset sequence starting with PHASE1.

Workaround:

Do not configure 'functional' resets which are configured to initiate a short reset sequence to also assert the external reset pad. In other words, if RGM_FESS[i] is '1', RGM_FBRE[i] should be '0'.

1.25 ERR002981: FMPLL: Do not poll flag FMPLL_CR[PLL_FAIL]

Description:

For the case when the FMPLL is indicating loss of lock the flag FMPLL_CR[PLL_FAIL] is unpredictable.

Workaround:

To avoid reading an incorrect value of FMPLL_CR[PLL_FAIL] only read this flag inside the FMPLL Interrupt Service Routine (ISR). The ISR indicates the flag has been set correctly and at this point the flag can be cleared. Do not poll flag FMPLL_CR[PLL_FAIL] at any other point in the application software.

1.26 ERR002982: MCM: MRSR does not report power on reset event

Description:

The flag POR of MRSR register stays low after power on reset event on the device.

Workaround:

Do not use MRSR[POR] to determine power on reset cause. Use RGM_DES instead.

1.27 ERR002997: ADC: Injected conversion not executed during scan mode.

Description:

When ADC is converting a chain in scan mode, configured using NSTART bit in non-CTU mode operation and a injected conversion arrives, triggered by software with JSTART bit or

by hardware from eTimer_1 channel 5 (internal connection), the ADC gets stuck in the sampling phase (the triggered conversion is not executed and the chain is not restarted).

Workaround:

No workaround

1.28 ERR002999: MC_CGM and MC_PCU: A data storage exception is not generated on an access to MC_CGM or MC_PCU when the respective peripheral is disabled at MC_ME.

Description:

If a peripheral with registers mapped to MC_CGM or MC_PCU address spaces is disabled via the MC_ME any read or write accesses to this peripheral is ignored without producing a data storage exception.

Workaround:

For any mode other than a low-power mode do not disable any peripheral which is mapped to MC_CGM or MC_PCU.

1.29 ERR003001: MC_ME: ME_PSx registers may show '1' in a reserved bit field

Description:

Some bits in the ME_PSx registers which are defined to always return the value '0' may instead return the value '1'.

Workaround:

It is recommended as a general rule that the User should always ignore the read value of reserved bit fields.

1.30 ERR003010: ADC: conversion chain failing after ABORT chain

Description:

During a chain of conversions, while the ADC is in scan mode, when ADC_MCR[ABORTCHAIN] is asserted, the current chain is aborted as expected. However, in the next scan the first conversion of the chain is performed twice and the last one is not performed at all.

Workaround:

When aborting a chain conversion enable ADC_MCR[ABORTCHAIN] and disable ADC_MCR[START]. ADC_MCR[START] can be enabled when the abort is complete.

1.31 ERR003021: LINFlex: Unexpected LIN timeout in slave mode

Description:

If the LINFlex is configured in LIN slave mode, an unexpected LIN timeout event (LINESR[OCF]) may occur during LIN Break reception.

Workaround:

It is recommended to disable this functionality during LINFlex initialization by clearing LINTCSR[IOT] and LINIER[OCIE] bits, and ignore timeout events.

1.32 ERR003022: SWT: Watchdog is disabled during BAM execution

Description:

The watchdog is disabled at the start of BAM execution. In the case of an unexpected issue during BAM execution the CPU may be stalled and it is necessary to generate an external reset to recover.

Workaround:

No workaround

1.33 ERR003028: LINFlex: BDRL/BDRM cannot be accessed as byte or half-word

Description:

LINFlex data buffers (BDRL/BDRM) cannot be accessed as byte or half word. Accessing BDRL/BDRM in byte/half word mode leads to incorrect data writing/reading.

Workaround:

Access BDRL/BDRM registers as word only.

1.34 ERR003049: MC_RGM: External reset not asserted if short reset enabled

Description:

For the case when the external reset is enabled for a specific reset source at RGM_FBRE and a short reset is requested for the same reset source at RGM_FESS the external reset is not asserted.

Workaround:

No workaround

1.35 ERR003060: MC_RGM: SAFE mode exit may be possible even though condition causing the SAFE mode request has not been cleared

Description:

A SAFE mode exit should not be possible as long as any condition that caused a SAFE mode entry is still active. However, if the corresponding status flag in the RGM_FES register has been cleared, the SAFE mode exit may incorrectly occur even though the actual condition is still active.

Workaround:

Software must clear the SAFE mode request condition at the source before clearing the corresponding RGM_FES flag. This ensures that the condition is no longer active when the RGM_FES flag is cleared and thus the SAFE mode exit can occur under the correct conditions.

1.36 ERR003069: ADC: ADC_DMAE[DCLR] set to 1 clears the DMA request incorrectly

Description:

When ADC_DMAE[DCLR] is set, the DMA request should be cleared only after the data registers are read. However for this case the DMA request is automatically cleared and is not recognised by the eDMA.

Workaround:

No workaround

1.37 ERR003094: MC_ME: Peripherals in unknown state after SAFE mode exit

Description:

Peripherals that reside in auxiliary clock domains may be in an unknown state after exiting the SAFE mode to enter the DRUN mode.

Workaround:

Execute a software reset while in the SAFE mode if one or more peripherals present in auxiliary clock domains is required for further operation.

1.38 ERR003110: Debugging functionality could be lost when unsecuring a secured device.

Description:

Providing the backdoor password via JTAG or via serial boot would unsecure the device, but on some devices may leave the Nexus interface and potentially the CPUs in an undetermined state. Normal operation without a debugger is unaffected, debugging unsecured devices is also unaffected.

Workaround:

There are 4 workarounds available:

- A second connection attempt may be successful.
- Boot in serial mode (using the Flash password), then execute the code which unsecures the device (the JTAG interface needs to be inactive while the unsecure event happens).
- Implement a separate backdoor in application software. Once the software detects the custom backdoor sequence it can unlock the device via Flash write.
- Leave device unsecured for debugging.

1.39 ERR003114: Flash: Erroneous update of the ADR register in case of multiple ECC errors

Description:

An erroneous update of the Address register (ADR) occurs whenever there is a sequence of 3 or more events affecting the ADR (ECC single or double bit errors or RWW error) and both the following conditions apply:

- The priorities are ordered in such a way that only the first event updates ADR.
- The last event, although it does not update the ADR, sets the read-while-write event error (RWE) or the ECC data correction (EDC) in the module configuration register (MCR). For this case the ADR is incorrectly updated with the address related to one of the intervening events.

Fpr example, if a sequence of two double-bit ECC errors is followed by a single-bit correction without clearing the ECC Event Error flag (EER) in the MCR, then the value found in ADR after the single-bit correction event is the one related to the second double-bit error (instead of the first one, as specified)

Workaround:

Always process Flash ECC errors as soon as they are detected. Clear MCR[RWE] at the end of each Flash operation (program, erase, array integrity check, etc.).

1.40 ERR003164: FCU: Timeout feature does not work correctly.

Description:

When a fault occurs, a timeout for this fault is enabled and the fault is not recovered automatically before the timeout occurrence: In this case the device goes into ALARM state and waits for a timeout; after the timeout has elapsed it enters FAULT state. However, if another fault occurs with the timeout enabled the FCU goes directly into FAULT state without waiting for the timeout to elapse.

If the FCU should again go into ALARM state for the second fault, a Watchdog reset must be asserted after the first fault is detected.

Workaround:

No workaround

1.41 ERR003165: BAM: Code download via FlexCAN not functioning in a CAN network

Description:

When the serial download via FlexCAN is selected setting the FAB (force alternate boot) pin, and ABS (alternate boot selector) pins (ABS0 = 1 and ABS1 = 0) and the micro is part of a CAN network, the serial download protocol may unexpectedly stop in case of CAN traffic. After the code has been downloaded, the BAM tries to disable the FLexCAN module writing the MCR (module configuration register) without waiting for the acknowledge bit LPM_ACK (low power mode acknowledge) to be set. The FlexCAN cannot enter the low power mode until all current transmissions or receptions have finished, further writings into any FlexCAN register may cause the low power mode not to be entered and, as consequence, the BAM to stop.

Workaround:

Since the higher the traffic, the higher the chance for the BAM to try to disable the FlexCAN module during a CAN frame reception, make sure that no other CAN frame is sent until the code download protocol has been completed.

1.42 ERR003219: MC_CGM: System clock may stop for case when target clock source stops during clock switching transition

Description:

The clock switching is a two step process. The availability of the target clock is first verified. Then the system clock is switched to the new target clock source within two target clock cycles.

For the case when the FXOSC stops during the required two cycles, the switching process may not complete, causing the system clock to stop and prevent further clock switching. This may happen if one of the following cases occurs while the system clock source is switching to FXOSC:

- FXOSC oscillator failure
- SAFE mode request occurs, as this mode immediately switches off the FXOSC (refer to ME_SAFE_MC register configuration)

Workaround:

The device is able to recover through any reset event ('functional', 'destructive', internal or external), so typically either the SWT (internal watchdog) generate a reset or, in case it is used in the application, the external watchdog generates an external reset. In all cases the devices restart properly after reset.

To reduce the probability that this issue occurs in the application, disable SAFE mode transitions when the device is executing a mode transition with the FXOSC as the system clock source in the target mode.

1.43 ERR003248: ADC: Abort request during last sampling cycle corrupts the data register of next channel conversion

Description:

If the abort pulse is valid in the last cycle of the SAMPLE phase, the current channel is correctly aborted but the data register (CDR[0:15]) of the next channel conversion shows an invalid value.

Workaround:

No workaround

1.44 ERR003256: eTimer: Configuring an eTimer counter channel in GATED-COUNT mode or in SIGNED-COUNT mode may cause a possible incorrect counting of 1 tick.

Description:

This bug affects eTimer in the following counting modes:

- GATED-COUNT mode: the CNTMODE field is '011' (count rising edges of primary source while secondary input is high)
- SIGNED-COUNT mode: the CNTMODE field is '101' (count primary source rising edges, secondary source specifies direction (up/down)).

Delays in the edge detection circuitry lead to a bug where the rising edge on the primary source is compared to the secondary source value one clock later in time. This means that if there is a rising edge on the primary source followed immediately by the secondary source going high, the eTimer logic could see this as a rising primary edge while the secondary is high even though the secondary input was low at the time of the rising primary edge.

This bug can occur when the transition on the secondary edge occurs within 1 IPBus clock cycle of the transition on the primary input.

The counter also increments if the primary source is already high when the secondary source goes high.

Workaround:

The source selected as the secondary input to the eTimer channel needs to have an additional clock cycle of delay added to it. This can be done by using the input filters. For the primary source set FILT_PER==1 and FILT_CNT==0. For the secondary source set FILT_PER==1 and FILT_CNT==1. This introduces a 5 clock cycles latency on the primary source and a 6 cycles latency on the secondary source which properly align the two signals for count modes '011' and '101'.

Ensure that the primary source is low before the secondary source goes high to avoid a false count caused by the second form of this bug.

1.45 ERR003257: FlexPWM: Configuring the count value to set PWMA/PWMB first low and then high in the same cycle the output signals are low.

Description:

The VAL2 and VAL4 registers define the turn-on edge and the VAL3 and VAL5 registers define the turn off edge of the PWMA/PWMB signals respectively. VAL3 cannot be less than VAL2 and VAL5 cannot be less than VAL4. Doing so causes the PWM signal to turn off at the correct time (VAL3 or VAL5), but it does not turn on at the time defined by VAL2 or VAL4.

This can be an issue during the generation of phase delayed pulses where the PWM signal goes high late in PWM cycle N and remains high across the cycle boundary before going low early in cycle N+1 and goes high again in PWM cycle N+1. This errata allows that to happen.

VAL3 register must be "greater than or equal to" VAL2 register and VAL5 must be "greater than or equal to" VAL4.

Workaround:

No workaround

1.46 ERR003258: eTimer: Possible false DMA requests.

Description:

The sources of the eTimer's DMA requests are controlled by the DREQ[x] registers. If any of these registers have the same value, then multiple DMA requests can be generated in response to a single flag/condition.

Workaround:

Ensure that each of the DREQ[x] registers have a unique value prior to enabling DMA requests.

1.47 ERR003269: MC_ME: Peripheral clocks may get incorrectly disabled or enabled after entering debug mode

Description:

If ME_RUN_PCx, ME_LP_PCx, ME_PCTLx registers are changed to enable or disable a peripheral, and the device enters debug mode before a subsequent mode transition, the peripheral clock gets enabled or disabled according to the new configuration programmed. Also ME_PSx registers report incorrect status as the peripheral clock status is not expected to change on debug mode entry.

Workaround:

After modifying any of the ME_RUN_PCx, ME_LP_PCx, ME_PCTLx registers, request a mode change and wait for the mode change to be completed before entering debug mode in order to have consistent behaviour on peripheral clock control process and clock status reporting in the ME_PSx registers.

1.48 ERR003310: FlexPWM: PWM signals are improperly synced when using master sync

Description:

If Master Sync signal, originated as the Local Sync from sub-module 0, is selected as the counter initialization signal for sub-modules 1-2-3 (slaves), with a prescaler PRSC < 0x2 on PWM clock, the slave sub-module PWM outputs are delayed approximately 2 IP clocks against sub-module 0.

For PRSC > 0x1 the delay on slave sub-modules disappears.

Workaround:

If Master Sync signal is requested, use a prescaler value PRSC \geq 0x2 to synchronize PWM outputs of sub-module 0 to slave sub-modules PWM outputs, or do not use the sub-module 0 channel A and B.

1.49 ERR003324: FIRC -FIRC_CTL[TRIM] does not display correct trim value after reset

Description:

The FIRC is trimmed during reset using a factory programmed value stored in Flash. However after reset the trim value is not copied to FIRCRC_CTL[TRIM] as one would expect. Any read of FIRCRC_CTL[TRIM] reads 0 and in all likelihood this is not the factory programmed value. Therefore any read-modify-write on the 32-bit register set the FIRC to a trim value of 0 and not the factory programmed value.

Workaround:

As the lower 16 bits of FIRC_CTL register only contain the TRIM field it is recommended that if the user wishes to program any other field the user should only access the upper 16 bits of this register.

If the user wishes to calibrate the FIRC this should be performed using the CMU.

1.50 ERR003335: FlexPWM: Incorrect PWM operation when mixing DMA and non-DMA controlled channels

Description:

When some submodules use DMA to load their VALx registers and other submodules use non-DMA means that means direct writes from the CPU, the LDOK bits for the non-DMA submodules can be incorrectly cleared at the completion of the DMA controlled load cycle. This leads to the non-DMA channels not being properly updated. Submodules that use DMA to read the input capture registers do not cause a problem for non-DMA submodules.

Workaround:

Set the DMA enable bit to 1 also for non-DMA submodules, according to this the DMA do not incorrectly clear the LDOK bit for non-DMA submodules but they are set to 1 at the end of each DMA cycle. When the CPU has to update the VALx registers of non-DMA submodules, first clear LDOK bit for non-DMA submodules.

1.51 ERR003407: FlexCAN: CAN transmitter stall in case of no Remote Frame in response to Tx packet with RTR = 1

Description:

FlexCAN does not transmit an expected message when the same node detects an incoming Remote Request message asking for any remote answer.

The issue happens when two specific conditions occur:

- The Message Buffer (MB) configured for remote answer (with code "a") is the last MB.
 The last MB is specified by Maximum MB field in the Module Configuration Register (MCR[MAXMB]).
- 2. The incoming Remote Request message does not match its ID against the last MB ID.

While an incoming Remote Request message is being received, the FlexCAN also scans the transmit (Tx) MBs to select the one with the higher priority for the next bus arbitration. It is expected that by the Intermission field it ends up with a selected candidate (winner). The coincidence of conditions (1) and (2) above creates an internal corner case that cancels the Tx winner and therefore no message is selected for transmission in the next frame. This gives the appearance that the FlexCAN transmitter is stalled or "stops transmitting".

The problem can be detectable only if the message traffic ceases and the CAN bus enters into Idle state after the described sequence of events.

There is NO ISSUE if any of the conditions below holds:

- 1. The incoming message matches the remote answer MB with code "a".
- 2. The MB configured as remote answer with code "a" is not the last one.
- Any MB (despite of being Tx or Rx) is reconfigured (by writing its CS field) just after the Intermission field.
- A new incoming message sent by any external node starts just after the Intermission field.

Workaround:

Do not configure the last MB as a Remote Answer (with code "a").

1.52 ERR003442: CMU monitor: FXOSC/FIRC and FMPLL/FIRC relation.

Description:

Functional CMU monitoring can only be guaranteed when the following conditions are met:

- FXOSC frequency must be greater than (FIRC / 2^{RCDIV}) + 0.5 MHz in order to guarantee correct FXOSC monitoring
- FMPLL frequency must be greater than (FIRC / 4) + 0.5 MHz in order to guarantee correct FMPLL monitoring

Workaround:

Refer to description.

1.53 ERR003511: FlexPWM : Incorrect PWM operation when IPOL is set.

Description:

When IPOL bit is set in complementary mode, the source of the PWMi waveform is supposed to be switched from the VAL2 and VAL3 registers to the VAL4 and VAL5 registers. This switch is not happening.

Workaround:

Instead of setting IPOL bt, the application can swap the VAL2/3 values with the VAL4/5 values.

1.54 ERR003579: Nexus pins may drive an unknown value immediately after power up but before the 1st clock edge

Description:

The Nexus Output pins (Message Data outputs 0:3 [MDO] and Message Start/End outputs 0:1 [MSEO]) may drive an unknown value (high or low) immediately after power up but before the 1st clock edge propagates through the device (instead of being weakly pulled low). This may cause high currents if the pins are tied directly to a supply/ground or any low resistance driver (when used as a general purpose input [GPI] in the application).

Workaround:

Do not tie the Nexus output pins directly to ground or a power supply.

If these pins are used as GPI, limit the current to the ability of the regulator supply to guarantee correct start up of the power supply. Each pin may draw upto few hundred mA current.

If not used, the pins may be left unconnected.

1.55 ERR003583: MC_RGM: A non-monotonic ramp on the VDD_HV_REG supply can cause the RGM module to clear all flags in the DES register.

Description:

At system power-up a non-monotonic voltage ramp-up or a very slow voltage ramp-up (also known as 'soft start-up') can cause incorrect flag setting in the RGM_DES register. During monotonic power-up, F_POR flag is set when the high voltage regulator supply (VDD_HV_REG) goes above LVD27_VREG low voltage detector threshold and the 1.2 V supply (VDD_LV_REGCOR) goes above LVD12_PD0 low voltage detector threshold. Expected behavior POR =1 , LVD27 =0, LVD12=0

During a non-monotonic power-up the VDD_HV_REG may show a non-linearity in the ramp up. When the VDD_HV_REG supply dips below LVD27_VREG threshold, LVD27_VREG low voltage detector is re-fired. If VDD_LV_REGCOR is already above LVD12_PD0 low voltage detector threshold, F_POR flag is reset and F_LVD27_VREG is set. Expected behavior POR=0 , LVD27 =1, LVD12=0

This errata reports behavior when the non-linearity on VDD_HV_REG coincides with the ramp-up of VDD_LV_REGCOR completion and LVD27_VREG is re-fired just after the LVD12_PD0 is released. In this case, neither F_POR flag nor F_LVD27_VREG flag are set. In this case, application code cannot use the flags to tell if a power-on reset has occurred.

This errata only affects the flag circuit and not a the device initialization. Device initializes correctly under all conditions.

Workaround:

Hardware Workaround: Ensure that non-linearity on VDD_HV_REG is < 100 mV . This is the hysteresis limit of the device. Board regulator should be chosen accordingly.

Software Workaround: The software workaround need only be applied when neither the F_POR, LVD27 or LVD12 flags are set and involves checking SRAM contents and monitoring for ECC errors during this process. In all cases, an ECC error is assumed to signify a power-on reset (POR).

Two suggestions are made for software workarounds. In both cases, if POR is detected all RAM should be initialized otherwise no power-on condition is detected and it is possible to initialize only needed parts of RAM while preserving required information.

Software workaround #1: An area of RAM can be reserved by the compiler into which a KEY, such as $0x3EC1_9678$, is written. This area can be checked at boot and if the KEY is incorrect or an ECC error occurs, POR can be assumed and the KEY should be set. Use of a KEY increases detection rate to 31 bits($\le 10e-9$) or 23bits ($\le 5.10e-6$) instead of 7-bit linked to ECC ($\le 10e-2$)

Software workaround #2: When runtime data should be retained and RAM only re-initialized in the case of POR, the CRC module should be used to calculate and store a CRC signature when writing data that can be checked at boot time. If CRC signature is incorrect, POR can be assumed.

1.56 ERR003584: MC_ME: Possibility of machine check on low-power mode exit

Description:

When executing from the Flash and entering a low-power mode (LPM) where the Flash is in low-power or power-down mode, 2-4 clock cycles exist at the beginning of the RUNx to LPM transition during which a wakeup or interrupt generate a machine check due to the Flash not being available on RUNx mode re-entry. This causes either a checkstop reset or machine check interrupt.

Workaround:

This issue can be handled in one of the following ways. Workaround #1 configures the application to handle the machine check interrupt in RAM dealing with the problem if it occurs. Workaround #2 configures the MCU to avoid the machine check interrupt.

Workaround #1: The application can be configured to handle the machine check interrupt in RAM; when this occurs, the mode entry module can be used to bring up the Flash normally and resume execution. Before stop mode entry, ensure the following:

- Enable the machine check interrupt at the core MSR[ME], this prevents a machine check reset occurring
- 2. Copy IVOR vector table to RAM
- 3. Point IVPR to vector table in RAM
- 4. Implement machine check interrupt handler in RAM to power-cycle Flash to synchronise status of Flash between mode entry and Flash module

The interrupt handler should perform the following steps:

- 1. Test machine check at LPM exit due to wakeup/interrupt event
- 2. ME_RUNx_MC[CFLAON] = 0b01 (power-down)
- 3. Re-enter mode RUNx (x = 0,1,2,3) to power down Flash
- 4. Wait for transition to RUNx mode to complete (ME_GS[S_MTRANS] = 1)
- 5. ME_RUNx_MC[CFLAON] = 0b11 (normal)
- 6. Re-enter mode RUNx (x = previous x) to power up Flash
- 7. Wait for transition to RUNx mode to complete (ME_GS[S_MTRANS] = 1)
- 8. On completion, code execution returns to Flash (via se_rfci)

Workaround #2: The application can be configured to avoid the machine check interrupt; low-power mode can be entered from a RAM function and mode entry configured to have Flash off on return to the current RUNx mode. Flash can then be re-enabled by mode entry within the RAM function before returning to execution from Flash.

- Prior to LPM mode entry request branch to code execution in RAM while Flash is still in normal mode
- Set ME_RUNx_MC[CFLAON] = 0b01 (power-down) or 0b10 (low-power) for STOP0/HALT0
- 3. Set ME_STOP0/HALT0_MC[CFLAON] = ME_RUNx_MC[CFLAON]
- 4. Enter STOP0/HALT0 mode
- 5. At wakeup or interrupt from STOP0/HALT0, MCU enters RUNx mode executing from RAM with Flash in low-power or power-down as per the ME_RUNx_MC configuration from step 2.
- 6. After the STOP0/HALT0 request, set ME_RUNx_MC[CFLAON] = 0b11 (normal)
- 7. Enter RUNx mode
- 8. Wait for transition to RUNx mode to complete (ME_GS[S_MTRANS] = 0)
- 9. Return to code execution in Flash

Appendix A Defects across silicon version

Table 2. Defects across silicon version

Description	CUT3.0	CUT3.1	CUT3.3	CUT3.4	Workaround
DSPI: Changing CTARs between frames in continuous PCS mode causes error	e6934IPG	e6934IPG	e6934IPG	ERR000575	Available
JTAGC: EVTI and RDY require TCK to toggle	e6276IPG	e6276IPG	e6276IPG	ERR000817	Available
DSPI: set up enough ASC time when MTFE=1 and CPHA=1	ERR001082	ERR001082	ERR001082	ERR001082	Available
DSPI: PCS Continuous Selection Format limitation	e10483IPG	e10483IPG	e10483IPG	ERR001103	Available
FlexRay: Incomplete transmission of message frame in key slot	e27514IPG	e27514IPG	e27514IPG	ERR001388	Available
NPC: Automatic clock gating does not work for MCKO_DIV = 8	e7810IPG	e7810IPG	e7810IPG	ERR002161	Available
FlexRay: Message Buffer can not be disabled and not locked after CHI command FREEZE	e12733IPG	e12733IPG	e12733IPG	ERR002302	Available
FlexCAN: Global Masks misalignment	e14593IPG	e14593IPG	e14593IPG	ERR002360	Available
FLEXRAY : Message Buffer can not be disabled in POC state INTEGRATION_LISTEN	e33503IPG	e33503IPG	e33503IPG	ERR002421	Available
FlexRay: Transmission in a slot n of Channel A in dynamic segment may be corrupted or duplicated on both the channels	ERR002423	ERR002423	ERR002423	ERR002423	Available
FlexCAN: Abort request blocks the CODE field	ERR002656	ERR002656	ERR002656	ERR002656	Available
FlexCAN: Module Disable Mode functionality not described correctly	ERR002685	ERR002685	ERR002685	ERR002685	Available
MC_RGM: Reset source flag not set correctly after previous clear	e498PS	e498PS	e498PS	ERR002813	Available
FMPLL: FMPLL_CR[UNLOCK_ONCE] wrongly set	e1685PS	e1685PS	e1685PS	ERR002883	No workaround
ADC: Minimum sampling time for ADC at 32MHz	e1844PS	e1844PS	e1844PS	ERR002894	Available
ADC: Offset Cancellation Not Required	e1861PS	e1861PS	e1861PS	ERR002897	Available
MC_RGM: Clearing a flag at RGM_DES or RGM_FES register may be prevented by a reset	e2835PS	e2835PS	e2835PS	ERR002958	Available

Table 2. Defects across silicon version (continued)

Description	CUT3.0	CUT3.1	CUT3.3	CUT3.4	Workaround
Description	CU13.0	CU13.1	CU13.3	6013.4	vvoikaround
CMU XOSC Monitoring cannot be guaranteed when RCDIV>0 and FOSC is less than 1.5*Frc/2^rcdiv	e3052PS	e3052PS	e3052PS	ERR002963	Available
Register Protection on full CMU_CSR	e3100PS	e3100PS	e3100PS	ERR002964	Available
Serial Boot and Censorship: Flash read access	e3263PS	e3263PS	e3263PS	ERR002966	No workaround
ADC ABORT bit (single conversion)	e3396PS	e3396PS	e3396PS	ERR002971	Available
ADC: Last conversion in chain not aborted	e3397PS	e3397PS	e3397PS	ERR002972	No workaround
ADC ABORT CHAIN bit	e3398PS	e3398PS	e3398PS	ERR002973	No workaround
MC_RGM: Long Reset Sequence Occurs on 'Short Functional' Reset	e3492PS	e3492PS	e3492PS	ERR002977	Available
FMPLL: Do not poll flag FMPLL_CR[PLL_FAIL]	e3630PS	e3630PS	e3630PS	ERR002981	Available
MCM: MRSR does not report Power On Reset event	e3660PS	e3660PS	e3660PS	ERR002982	Available
ADC: Injected conversion not executed during scan mode.	e3999PS	e3999PS	e3999PS	ERR002997	No workaround
MC_CGM and MC_PCU: A data storage exception is not generated on an access to MC_CGM or MC_PCU when the respective peripheral is disabled at MC_ME. DRAFT	e4107PS	e4107PS	e4107PS	ERR002999	Available
MC_ME: ME_PSx registers may show '1' in a reserved bit field	e4163PS	e4163PS	e4163PS	ERR003001	Available
ADC: conversion chain failing after ABORT chain	e4455PS	e4455PS	e4455PS	ERR003010	Available
LINFlex: Unexpected LIN timeout in slave mode	e4781ps	e4781PS	e4781PS	ERR003021	No workaround
SWT: Watchdog is disabled during BAM execution	e4783PS	e4783PS	e4783PS	ERR003022	No workaround
LINFlex: BDRL/BDRM cannot be accessed as byte or half-word	e4897PS	e4897PS	e4897PS	ERR003028	Available
MC_RGM: External Reset not asserted if Short Reset enabled	e5095PS	e5095PS	e5095PS	ERR003049	No workaround
MC_RGM: SAFE mode exit may be possible even though condition causing the SAFE mode request has not been cleared	e5301PS	e5301PS	e5301PS	ERR003060	Available
ADC: ADC_DMAE[DCLR] set to 1 clears the DMA request incorrectly	e5485PS	e5485PS	e5485PS	ERR003069	No workaround

Table 2. Defects across silicon version (continued)

Description	CUT3.0	CUT3.1	CUT3.3	CUT3.4	Workaround
MC_ME: Peripherals in unknown state after SAFE mode exit	e6041PS	e6041PS	e6041PS	ERR003094	Available
Debugging functionality could be lost when unsecuring a secured device.	e6309PS	e6309PS	e6309PS	ERR003110	Available
FLASH: Erroneous update of the ADR register in case of multiple ECC errors	e6384PS	e6384PS	e6384PS	ERR003114	Available
FCU timeout feature does not work correctly	e7067PS	e7067PS	e7067PS	ERR003164	No workaround
BAM: Code download via FlexCAN not functioning in a CAN network	e7073PS	e7073PS	e7073PS	ERR003165	Available
MC_CGM: System clock may stop for case when target clock source stops during clock switching transition	e8761PS	e8761PS	e8761PS	ERR003219	Available
ADC:Abort request during last sampling cycle corrupts the data register of next channel conversion	e9154PS	e9154PS	e9154PS	ERR003248	No workaround
eTimer: Configuring an eTimer counter channel in GATED-COUNT mode or in SIGNED-COUNT mode may cause a possible incorrect counting of 1 tick.	e9367PS	e9367PS	e9367PS	ERR003256	Available
FlexPWM: Configuring the count value to set PWMA/PWMB first low and then high in the same cycle the output signals are low.	e9376PS	e9376PS	e9376PS	ERR003257	No workaround
eTimer: Possible false DMA requests	ERR003258	ERR003258	ERR003258	ERR003258	Available
MC_ME: Peripheral clocks may get incorrectly disabled or enabled after entering debug mode	e9472PS	e9472PS	e9472PS	ERR003269	Available
FlexPWM: PWM signals are improperly synced when using Master Sync	e10065PS	e10065PS	e10065PS	ERR003310	Available
FIRC - FIRC_CTL[TRIM] does not display correct trim value after reset	ERR003324	ERR003324	ERR003324	ERR003324	Available
FlexPWM: Incorrect PWM operation when mixing DMA and non-DMA controlled channels	ERR003335	ERR003335	ERR003335	ERR003335	Available
FlexCAN: CAN Transmitter Stall in case of no Remote Frame in response to Tx packet with RTR=1	ERR003407	ERR003407	ERR003407	ERR003407	Available
CMU monitor: FXOSC/FIRC and FMPLL/FIRC relation.	ERR003442	ERR003442	ERR003442	ERR003442	Available

Table 2. Defects across silicon version (continued)

Description	CUT3.0	CUT3.1	CUT3.3	CUT3.4	Workaround
FlexPWM: Incorrect PWM operation when IPOL bit is set.	ERR003511	ERR003511	ERR003511	ERR003511	Available
Pad Ring:Nexus pins may drive an unknown value immediately after power up but before the 1st clock edge	ERR003579	ERR003579	ERR003579	ERR003579	Available
MC_RGM: A non-monotonic ramp on the VDD_HV_REG supply can cause the RGM module to clear all flags in the DES register	ERR003583	ERR003583	ERR003583	ERR003583	Available
MC_ME: Possibility of Machine Check on Low-Power Mode Exit	ERR003584	ERR003584	ERR003584	ERR003584	Available
VDDLVPLL ESD-CDM marginality	e2521PS	_		_	No workaround
VPP ESD-MM marginality (err3244)	e4871PS	e7023PS		_	No workaround
MC_PCU: System hang-up on HALT0 mode request	e2595PS	e2595PS	_	_	Available
MC_ME: In RUNx mode after STOP0 exit system RAM can be accessed before it is ready	e3953PS	e3953PS	-	_	Available
NPC: MCKO_DIV can be set to 0x0 (1X MCKO)	e7216IPG	e7216IPG	_	_	Available
FLASH: Double Word Program Time doesn't meet initial Datasheet specification	e5005PS	e5005PS	_	_	Available
FLASH - '1' over '0' error not flagged when programming a word with no new '0's	e5007PS	e5007PS	e5007PS	_	Available
FLASH - Array Integrity Check start at address 0x00000010	e5008PS	e5008PS	e5008PS	_	Available
FLASH - SLL and HBL not properly initialized	e5034PS	e5034PS	e5034PS	_	Available
FLASH - Check of ECC errors of NVBIU2 missing	e5060PS	e5060PS	e5060PS	_	Available
FLASH - Margin Mode usage forbidden	e5673PS	e5673PS	e5673PS	_	Available
Diode path between VDD_LV and VDD_HV	e6583PS	e6583PS	_	_	Available
Device ADC electrical stress during power-up	e6475PS	e6475PS	_	_	Available
PMU: Reduce current capacity in low voltage condition	e6075PS	e6075PS	_	_	Available
FLASH: Erase suspend latency out of spec in Flash except code Flash 0	e7587PS	e7587PS	e7587PS	_	Available
FlexRay: the mechanisms provided by SFTCCSR is not functional	e9097PS	e9097PS	e9097PS	_	No workaround

Table 2. Defects across silicon version (continued)

Description	CUT3.0	CUT3.1	CUT3.3	CUT3.4	Workaround
Possible false DMA requests from eTimer.	e9414PS	_	_	_	Available
DSPI: Correct programming of frames in Tx FIFO in master and slave mode.	e6183PS	_	_	_	Available

Appendix B Additional information

B.1 Reference documents

- 32-bit MCU family built on the Power Architecture™ embedded category for automotive chassis and safety electronics applications (RM0022, Doc ID 14891)
- 32-bit Power Architecture[™] based MCU with 576 KB Flash memory and 40 KB RAM for automotive chassis and safety applications (SPC560P44L3, SPC560P44L5, SPC560P50L3, SPC560P50L5 datasheet, Doc ID 14723)

B.2 Acronyms

Table 3. Acronyms

Acronym	Name
ABS	Alternate boot selector
ADC	Analog-to-digital converter
BAM	Boot assist module
BDRL	Buffer data register least significant
BDRM	Buffer data register most significant
CHI	Controller host interface
CMU	Clock monitor unit
DMA	Direct memory access
ECC	Error correction code
EDC	ECC data correction
FAB	Force alternate boot
FCU	Fault collection unit
FIFO	First in first out
HBL	High address space block locking register
ISR	Interrupt service routine
LPM_ACK	Low power mode acknowledge
MB	Message buffer
MBCCSR	Message buffer configuration, control, status register
МСКО	Nexus clock
MCR	Module configuration register
MCU	Microcontroller unit
PCR	Pad configuration register
POC	Protocol operation control
RWE	Read-while-write event error

Table 3. Acronyms (continued)

Acronym	Name
RXGMASK	RX global mask
RXIMR	RX individual mask register
SLL	Secondary low/mid address space block lock register

Revision history

Table 4. Document revision history

Revision	Changes
1	Initial release
2	Renamed e3100PS with ERR002964; Renamed e3660PS with ERR002982; Renamed e6934IPG with ERR0020302; Renamed e10483IPG with ERR002302; Renamed e14593IPG with ERR002302; Renamed e498PS with ERR002813; Renamed e2835PS with ERR002958; Renamed e3492PS with ERR002999; Renamed e4163PS with ERR003001; Renamed e4163PS with ERR003001; Renamed e5095PS with ERR003049; Renamed e6041PS with ERR003049; Renamed e7810IPG with ERR003049; Renamed e1864PS with ERR002894; Renamed e1864PS with ERR002897; Renamed e7810IPG with ERR002971; Renamed e3399PS with ERR002972; Renamed e1864PS with ERR002971; Renamed e3398PS with ERR002971; Renamed e3398PS with ERR002977; Renamed e3485PS with ERR002997; Renamed e3485PS with ERR003010; Renamed e4781PS with ERR003011; Renamed e4781PS with ERR003014; Renamed e4783PS with ERR003028; Renamed e4897PS with ERR003028; Renamed e4783PS with ERR003028; Renamed e4783PS with ERR003028; Renamed e4783PS with ERR003029; Renamed e4783PS with ERR003029; Renamed e3630PS with ERR003296; Renamed e3630PS with ERR003296; Renamed e3761PS with ERR003164; Renamed e69367PS with ERR003256; Renamed e9376PS with ERR003257; Renamed e9376PS with ERR003257; Renamed e9376PS with ERR003257; Renamed e9365PS with ERR003257; Renamed e9365PS with ERR003257; Renamed e9365PS with ERR003257; Renamed e9365PS with ERR003258;
	1

Table 4. Document revision history (continued)

Date	Revision	Changes
05-Jul-2011	2 (cont'd)	Renamed e33503IPG with ERR002421; Renamed e9472PS with ERR003269; Added the following errata: ERR001082 ERR002685 ERR003407 ERR002656 ERR002423 ERR003579 ERR003583 ERR003584 ERR003584 ERR003584 ERR003442 ERR003258 ERR003511 ERR003335 In the ERR003021, changed the workaround description In the ERR003069, changed the title
18-Sep-2013	3	Updated disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

