


**IRF6706S2TRPbF**  
**IRF6706S2TR1PbF**  
DirectFET™ Power MOSFET ②

- RoHS Compliant and Halogen Free ①
- Low Profile (<0.7 mm)
- Dual Sided Cooling Compatible ①
- Ultra Low Package Inductance
- Optimized for High Frequency Switching ①
- Ideal for CPU Core DC-DC Converters
- Optimized for Control FET Application ①
- Compatible with existing Surface Mount Techniques ①
- 100% Rg tested

Typical values (unless otherwise specified)

V <sub>DSS</sub>		V <sub>GS</sub>		R <sub>DS(on)</sub>		R <sub>DS(on)</sub>	
25V max		±20V max		3.0mΩ@10V		5.2mΩ@4.5V	
Q <sub>g tot</sub>	Q <sub>gd</sub>	Q <sub>gs2</sub>	Q <sub>rr</sub>	Q <sub>oss</sub>	V <sub>gs(th)</sub>		
13nC	4.4nC	1.8nC	21nC	9.5nC	1.8V		



Applicable DirectFET Outline and Substrate Outline ①

<b>S1</b>	S2	SB		M2	M4		L4	L6	L8	
-----------	----	----	--	----	----	--	----	----	----	--

**Description**

The IRF6706S2TRPbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve improved performance in a package that has the footprint of a MICRO-8 and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems, improving previous best thermal resistance by 80%.

The IRF6706S2TRPbF has low gate resistance and low charge along with ultra low package inductance providing significant reduction in switching losses. The reduced losses make this product ideal for high efficiency DC-DC converters that power the latest generation of processors operating at higher frequencies. The IRF6706S2TRPbF has been optimized for the control FET socket of synchronous buck operating from 12 volt bus converters.

**Absolute Maximum Ratings**

	Parameter	Max.	Units
V <sub>DS</sub>	Drain-to-Source Voltage	25	V
V <sub>GS</sub>	Gate-to-Source Voltage	±20	
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V ③	17	A
I <sub>D</sub> @ T <sub>A</sub> = 70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V ③	13	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V ④	63	
I <sub>DM</sub>	Pulsed Drain Current ⑤	130	
E <sub>AS</sub>	Single Pulse Avalanche Energy ⑥	42	mJ
I <sub>AR</sub>	Avalanche Current ⑤	13	A




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Typical Total Gate Charge vs. Gate-to-Source Voltage

Notes:


- ① Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- ③ Surface mounted on 1 in. square Cu board, steady state.

- ④ T<sub>C</sub> measured with thermocouple mounted to top (Drain) of part.
- ⑤ Repetitive rating; pulse width limited by max. junction temperature.
- ⑥ Starting T<sub>J</sub> = 25°C, L = 0.50mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 13A.

### Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	25	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	18	—	mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	3.0	3.8	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 17A ⑦
		—	5.2	6.5		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 13A ⑦
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.35	1.8	2.35	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 25μA
ΔV <sub>GS(th)</sub> /ΔT <sub>J</sub>	Gate Threshold Voltage Coefficient	—	-9.1	—	mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	1.0	μA	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V
		—	—	150		V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> = -20V
g <sub>fs</sub>	Forward Transconductance	78	—	—	S	V <sub>DS</sub> = 13V, I <sub>D</sub> = 13A
Q <sub>g</sub>	Total Gate Charge	—	13	20	nC	V <sub>DS</sub> = 13V V <sub>GS</sub> = 4.5V I <sub>D</sub> = 13A See Fig. 18
Q <sub>gs1</sub>	Pre-V <sub>th</sub> Gate-to-Source Charge	—	3.1	—		
Q <sub>gs2</sub>	Post-V <sub>th</sub> Gate-to-Source Charge	—	1.8	—		
Q <sub>gd</sub>	Gate-to-Drain Charge	—	4.4	—		
Q <sub>godr</sub>	Gate Charge Overdrive	—	3.7	—		
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )	—	6.2	—	nC	V <sub>DS</sub> = 16V, V <sub>GS</sub> = 0V
Q <sub>oss</sub>	Output Charge	—	9.5	—		
R <sub>G</sub>	Gate Resistance	—	0.4	—	Ω	
t <sub>d(on)</sub>	Turn-On Delay Time	—	12	—	ns	V <sub>DD</sub> = 13V, V <sub>GS</sub> = 4.5V ⑦ I <sub>D</sub> = 13A R <sub>G</sub> = 6.8Ω
t <sub>r</sub>	Rise Time	—	20	—		
t <sub>d(off)</sub>	Turn-Off Delay Time	—	9.9	—		
t <sub>f</sub>	Fall Time	—	9.2	—		
C <sub>iss</sub>	Input Capacitance	—	1810	—	pF	V <sub>GS</sub> = 0V V <sub>DS</sub> = 13V f = 1.0MHz
C <sub>oss</sub>	Output Capacitance	—	470	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	—	210	—		

### Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	33	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ⑤	—	—	130		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.0	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 13A, V <sub>GS</sub> = 0V ⑦
t <sub>rr</sub>	Reverse Recovery Time	—	17	26	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 13A
Q <sub>rr</sub>	Reverse Recovery Charge	—	21	32	nC	di/dt = 250A/μs ⑦

#### Notes:


- ⑤ Repetitive rating; pulse width limited by max. junction temperature.
- ⑦ Pulse width ≤ 400μs; duty cycle ≤ 2%.

**Absolute Maximum Ratings**

	Parameter	Max.	Units
$P_D @ T_A = 25^\circ\text{C}$	Power Dissipation ③	1.8	W
$P_D @ T_A = 70^\circ\text{C}$	Power Dissipation ③	1.3	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation ④	26	
$T_P$	Peak Soldering Temperature	270	°C
$T_J$	Operating Junction and	-55 to + 175	
$T_{STG}$	Storage Temperature Range		

**Thermal Resistance**


	Parameter	Typ.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient ③⑩	—	82	°C/W
$R_{\theta JA}$	Junction-to-Ambient ⑧⑩	12.5	—	
$R_{\theta JA}$	Junction-to-Ambient ⑨⑩	20	—	
$R_{\theta JC}$	Junction-to-Case ④⑩	—	5.7	
$R_{\theta J-PCB}$	Junction-to-PCB Mounted	1.0	—	
	Linear Derating Factor ③		0.012	W/°C




**Fig 3.** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient ①  
(At lower pulse widths  $Z_{thJA}$  &  $Z_{thJC}$  are combined)

**Notes:**


- ③ Surface mounted on 1 in. square Cu board, steady state.
- ④  $T_C$  measured with thermocouple incontact with top (Drain) of part.
- ⑤ Used double sided cooling, mounting pad with large heatsink.
- ⑥ Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- ⑦  $R_{\theta}$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .




③ Surface mounted on 1 in. square Cu board (still air).




⑥ Mounted on minimum footprint full size board with metalized back and with small clip heatsink. (still air)







**Fig 4.** Typical Output Characteristics




**Fig 5.** Typical Output Characteristics




**Fig 6.** Typical Transfer Characteristics



**Fig 7.** Normalized On-Resistance vs. Temperature



**Fig 8.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 9.** Typical On-Resistance vs. Drain Current and Gate Voltage




Fig 10. Typical Source-Drain Diode Forward Voltage




Fig 11. Maximum Safe Operating Area




Fig 12. Maximum Drain Current vs. Case Temperature




Fig 13. Typical Threshold Voltage vs. Junction Temperature




Fig 14. Typ. Forward Transconductance vs. Drain Current






Fig 15. Maximum Avalanche Energy vs. Drain Current



**Fig 16.** Typical Avalanche Current vs.Pulsewidth



**Fig 17.** Maximum Avalanche Energy vs. Temperature


**Notes on Repetitive Avalanche Curves , Figures 16, 17:**  
(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 19a, 19b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 16, 17).  
 $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)


$$P_{D(ave)} = 1/2 ( 1.3 \cdot BV \cdot I_{av} ) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$


$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$




**Fig 18a.** Gate Charge Test Circuit




**Fig 18b.** Gate Charge Waveform




**Fig 19a.** Unclamped Inductive Test Circuit




**Fig 19b.** Unclamped Inductive Waveforms



**Fig 20a.** Switching Time Test Circuit



**Fig 20b.** Switching Time Waveforms




**Fig 19. Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs**

## DirectFET™ Board Footprint, S1 Outline (Small Size Can).

Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET.


This includes all recommendations for stencil and substrate designs.






## DirectFET™ Outline Dimension, S1 Outline (Small Size Can).

Please see AN-1035 for DirectFET assembly details and stencil and substrate design recommendations




CODE	DIMENSIONS		DIMENSIONS	
	METRIC		IMPERIAL	
	MIN	MAX	MIN	MAX
A	4.75	4.85	0.187	0.191
B	3.70	3.95	0.146	0.156
C	2.75	2.85	0.108	0.112
D	0.35	0.45	0.014	0.018
E	0.48	0.52	0.019	0.020
F	0.58	0.62	0.023	0.024
G	0.48	0.52	0.019	0.020
H	1.08	1.12	0.043	0.044
J	N/A	N/A	N/A	N/A
K	0.80	0.90	0.031	0.035
L	1.70	1.80	0.067	0.071
M	0.68	0.74	0.027	0.029
P	0.08	0.17	0.003	0.007
R	0.02	0.08	0.001	0.003

## DirectFET™ Part Marking




# IRF6706S2TR/TR1PbF

## DirectFET™ Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm  
Std reel quantity is 4800 parts. (ordered as IRF6706S2TRPBF). For 1000 parts on 7" reel, order IRF6706S2TR1PBF

REEL DIMENSIONS								
STANDARD OPTION (QTY 4800)					TR1 OPTION (QTY 1000)			
	METRIC		IMPERIAL		METRIC		IMPERIAL	
CODE	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	330.0	N.C	12.992	N.C	177.77	N.C	6.9	N.C
B	20.2	N.C	0.795	N.C	19.06	N.C	0.75	N.C
C	12.8	13.2	0.504	0.520	13.5	12.8	0.53	0.50
D	1.5	N.C	0.059	N.C	1.5	N.C	0.059	N.C
E	100.0	N.C	3.937	N.C	58.72	N.C	2.31	N.C
F	N.C	18.4	N.C	0.724	N.C	13.50	N.C	0.53
G	12.4	14.4	0.488	0.567	11.9	12.01	0.47	N.C
H	11.9	15.4	0.469	0.606	11.9	12.01	0.47	N.C



NOTE: CONTROLLING DIMENSIONS IN MM

DIMENSIONS					
	METRIC		IMPERIAL		
CODE	MIN	MAX	MIN	MAX	
A	7.90	8.10	0.311	0.319	
B	3.90	4.10	0.154	0.161	
C	11.90	12.30	0.469	0.484	
D	5.45	5.55	0.215	0.219	
E	5.10	5.30	0.201	0.209	
F	6.50	6.70	0.256	0.264	
G	1.50	N.C	0.059	N.C	
H	1.50	1.60	0.059	0.063	

Data and specifications subject to change without notice.

This product has been designed and qualified to MSL1 rating for the Consumer market.

Additional storage requirement details for DirectFET products can be found in application note AN1035 on IR's Web site.

Qualification Standards can be found on IR's Web site.